# Hardware Reduction in Digital Delta-Sigma Modulators via Bus-Splitting and Error Masking—Part II: Non-Constant Input

Brian Fitzgibbon, Student Member, IEEE, Michael Peter Kennedy, Fellow, IEEE, and Franco Maloberti, Fellow, IEEE

Abstract—In this two-part paper, a design methodology for hardware reduction in digital delta-sigma modulators (DDSMs) based on bus-splitting and error masking is presented. Part I addresses Multi stAge noise SHaping (MASH) DDSMs with constant inputs; Part II focuses on error feedback modulators (EFMs) with time-varying inputs. In this paper, we address EFMs with DC inputs plus additive input least significant bit (LSB) dithering and show how hardware reduction can be achieved with minimal degradation of the output spectrum. We also address EFMs with sinusoidal inputs and show how bus-splitting and error masking techniques can be used to obtain a trade-off between the modulator complexity and the achievable signal-to-noise ratio.

*Index Terms*—Bus-splitting, digital delta-sigma modulator (DDSM), nesting.

# I. INTRODUCTION

**T** HIS is the second part of a two-part paper that presents a design methodology for hardware reduction in digital delta-sigma modulators (DDSMs) based on bus-splitting and error masking. Part I of the paper considered Multi stAge noise SHaping (MASH) DDSMs with constant inputs [1]. Such systems have applications in fractional-N frequency synthesizers for generating fixed frequencies by modulating the instantaneous division ratio of a frequency divider. The design methodology in that case exploits knowledge of the positions of the tones. Part II of the paper considers error feedback modulators (EFMs) with time-varying inputs. The *positions* of the tones in the DDSM's output spectrum are typically unknown when the input is time-varying. In this case, the design methodology exploits knowledge of the *shape* of the noise floor.

In this work, we consider two different types of inputs. The first input we discuss consists of two components, namely a constant value and a pseudorandom 1-bit LSB dither signal [2]. In the fractional-N frequency synthesizer application, the presence of spurious tones in any part of the spectrum is highly objectionable as any nonlinearity in the implementation of the phase-fre-

B. Fitzgibbon and M. P. Kennedy are with the Department of Electrical and Electronic Engineering and Tyndall National Institute, University College Cork, Cork, Ireland (e-mail: b.fitzgibbon@umail.ucc.ie; peter.kennedy@ucc.ie).

F. Maloberti is with the Department of Electronics, University of Pavia, 27100 Pavia, Italy (e-mail: franco.maloberti.unipv.it).

Digital Object Identifier 10.1109/TCSI.2012.2185278



Fig. 1. Block diagram of a typical oversampling delta-sigma DAC.

quency detector, charge pump, filter, VCO or divider can cause out-of-band tones to fold back into the baseband, thereby increasing the phase noise in the vicinity of the carrier [3], [4]. Therefore, it is crucial that the quantization noise introduced by the DDSM is white and independent of the modulator's input because strong correlations between the modulator input and quantization noise can lead to spurious tones in the output spectrum of the DDSM. The use of stochastic LSB dithering can impart these properties to the quantization noise, in certain cases, at the expense of a degradation in the phase noise of the PLL output [5]–[7]. Alternatively, a number of deterministic strategies have been proposed for minimizing spurious tones [8], [9].

The second type of input we consider is a digitized sinusoid because DDSMs are widely used in oversampling digital-toanalog converters (DACs) [10]. Fig. 1 shows a high level block diagram of a typical delta-sigma DAC, consisting of a digital interpolation filter, a DDSM, a DAC and an analog filter with a lowpass response [11]. The input digital signal, sampled at the Nyquist rate, is upsampled using a digital interpolator and the resulting bit sequence is passed to a DDSM which reduces the word length of the binary code. The output signal of the DDSM is converted to an analog signal in the DAC block and finally the analog output is low pass filtered to remove the out-of-band quantization noise.

The design of a DDSM for use in an oversampling DAC involves a number of trade-offs. Nonlinearity in the DAC can cause increased signal distortion at the output. The main advantage of one-bit DDSMs is the inherent linearity of the corresponding one-bit DAC. These modulators are not suitable for high speed data conversion because a large oversampling ratio (OSR) is required to achieve high resolution when the signal bandwidth of interest becomes large [12]. A large OSR restricts the circuit's bandwidth and increases its power dissipation. Once again, it is crucial that the quantization noise introduced by the DDSM is asymptotically white and independent of the modulator's input because strong correlations between the modulator input and quantization noise can lead to spurious tones in the output spectrum of the DDSM. In data converter applications, spurious in-band tones are undesirable because they degrade the signal-to-noise ratio (SNR). In the case of one-bit modulators, the white noise approximation is generally not valid [11].

Manuscript received September 07, 2011; revised December 03, 2011; accepted January 01, 2012. Date of publication February 07, 2012; date of current version August 24, 2012. This work has been funded in part by Science Foundation Ireland under Grant 08/IN.1/I854, in part by the Irish Research Council for Science, Engineering & Technology (IRCSET) under the Embark Initiative, and in part by FIRB, Italian National Research Program, Project RBAP06L4S5. This paper was recommended by Associate Editor G. Manganaro.

The use of a multibit DDSM reduces the OSR required to achieve a specific resolution. Multibit modulators produce fewer spurious tones and lower out-of-band quantization noise; this relaxes the analog post filtering requirements [13]. The main drawback of a multibit DDSM is the nonlinearity of the corresponding multibit DAC. This necessitates the use of linearization techniques such as dynamic element matching (DEM) to mitigate the consequences of the nonlinearity and to ensure that mismatches among the DAC elements do not corrupt the desired signal [14], [15]. In this paper, we focus on multibit digital delta-sigma modulation with sinusoidal inputs.

In order to ensure high performance, it is necessary to use high order modulators to obtain significant noise shaping in the signal band. High order DDSMs can be realized with interpolative or MASH architectures [11]. An nth order interpolative architecture typically incorporates a single quantizer and a single *n*th order discrete-time filter. For n > 1, interpolative modulators employing a one-bit quantizer require signal conditioning around the loop for stability control, which reduces the available dynamic range at the input. Applying a full-scale input to a high-order single bit DDSM causes the quantizer to be overloaded frequently, leading to severe distortion at the DDSM's output. The use of a multibit quantizer increases the achievable dynamic range for a higher order modulator by ensuring its stability over a larger input range [12]. In this work, we focus on the error feedback modulator architecture which is the simplest implementation of a delta-sigma modulator for a digital application. Prior work [16] has shown that this architecture does not experience quantizer overload if a kth-order FIR noise transfer function (NTF) is used in conjunction with a (k + 1)-bit truncator.

In this work, we investigate a bus-splitting idea for implementing DDSMs with non-constant inputs, in which the digital input word to a high order DDSM is partitioned into a number of parts and the LSBs are processed by one or more low order DDSMs before being recombined with the MSBs. Our work has been inspired by the ideas of Norsworthy et al. [17] in which the data path of a multibit digital noise shaper is reduced by noting that noise shaping only needs to be performed on the lower few LSBs of an oversampled digital signal in order to be effective. The authors of [17] presented simulation results in which they compared the performance of a traditional single-stage noise shaper with their minimal multibit noise shaping architecture. They truncated the lower 8 bits of a 16-bit sine wave and passed the 8 LSBs through a second-order noise shaper before recombining them with the 8 MSBs. This was shown to produce a similar baseband noise floor to the traditional method of passing the entire 16 bits through the second order noise shaper. Schreier and Temes claim that "for sufficiently large OSR, the accuracy can be satisfactory" [11].

To date, the performance of bus-splitting combined with digital delta-sigma modulation has been evaluated based on insight, empirical observations and simulations. The goal of this paper is to formalize the method. In the case of an oversampling DAC, the wordlength of the modulator is typically defined by the output SNR specification; the wordlength in turn determines the power consumption and area. Reducing the wordlength usually degrades the SNR but also decreases the power consumption and area. In this work, we consider the components that



Fig. 2. (a) Block diagram of an lth order error feedback modulator (EFMl) and (b) its hardware implementation.

contribute to the output SNR of a DDSM and show how these can be manipulated to reduce the overall complexity of the modulator with minimum degradation of the SNR. In particular, spectral shaping and masking techniques can be used to reduce the hardware requirements faster than the SNR; these can yield a design that is roughly 40% more efficient in terms of power and area.

This paper is organized as follows. In Section II, we review the conventional EFM architecture. In Section III, we describe bus-splitting EFM architectures. In Section IV, we compare the conventional and bus-splitting dithered EFM architectures and develop a design methodology which ensures that the spectral performances of the bus-splitting architectures are comparable to the conventional design. In Section V, we consider an EFM with a sinusoidal input and explain how a trade-off between SNR and hardware complexity can be achieved.

# II. CONVENTIONAL EFM ARCHITECTURE

Fig. 2(a) shows the block diagram of an *l*th order error feedback modulator (EFM*l*) with integer valued signals x[n], v[n], y[n], and -e[n].

The input to the modulator is an N-bit digital word. The truncation quantizer in the EFM implements the following operation:

$$y[n] = \left\lfloor \frac{v[n]}{M} \right\rfloor \tag{1}$$

where  $\lfloor x \rfloor$  denotes the largest integer less than or equal to x and  $M = 2^N$  is the step size of the quantizer in the EFM. In the Z-domain, we can write the output of the EFM Y(z) in terms of the input X(z) and the quantization error E(z) as

$$Y(z) = \text{STF}(z)X(z) + \text{NTF}(z)E(z)$$
(2)

where STF(z) and NTF(z) are the signal and noise transfer functions, respectively. Assuming that the feedback filter is of the form  $H(z) = 1 - (1 - z^{-1})^l$ , the output is given by

$$Y(z) = \frac{1}{2^N} X(z) + \frac{1}{2^N} (1 - z^{-1})^l E(z).$$
(3)

Fig. 2(b) shows the hardware implementation of the EFM*l*. The *k*-bit quantization is achieved by taking the *k* MSBs of v[n]. The discarded LSBs, representing the negative of the quantization error (-e[n]), are fed back and summed with the input. An EFM is guaranteed to be free of quantizer overload provided that a *k*-bit truncator is used in conjunction with a (k - 1)th order loop filter [16].

# **III. BUS-SPLITTING ARCHITECTURES**

Fig. 3(a) shows the block diagram of a conventional N-bit third-order error feedback modulator (EFM3). In this case, the EFM3 processes the entire N bits of the input. Consider the architectures in Figs. 3(b) and (c), to which we will refer as a bus-splitting 1-3 EFM3 and a bus-splitting 2-3 EFM3, respectively. In these cases, the digital input word is divided into two parts: the  $N_{\rm MSB}$  most significant bits and the  $N_{\rm LSB}$  least significant bits. The N-bit input can be written as

$$X = X_{\rm MSB} \cdot 2^{N_{\rm LSB}} + X_{\rm LSB} \tag{4}$$

where  $X_{MSB}$  and  $X_{LSB}$  correspond to the MSBs and LSBs, respectively, and

$$N = N_{\rm MSB} + N_{\rm LSB}.$$
 (5)

Consider the bus-splitting architecture of Fig. 3(d), to which we will refer as a *nested* bus-splitting 1-2-3 EFM3. In this case, the digital input word is first divided into two parts: the  $N_{\rm MSB}$  most significant bits, and the remainder. The latter is then further subdivided into the  $N_{\rm ISB}$  intermediate bits and the  $N_{\rm LSB}$  least significant bits. The N-bit input can be written as

$$X = X_{\text{MSB}} \cdot 2^{N_{\text{LSB}} + N_{\text{ISB}}} + X_{\text{ISB}} \cdot 2^{N_{\text{LSB}}} + X_{\text{LSB}}$$
(6)

where  $X_{\text{MSB}}$ ,  $X_{\text{ISB}}$ , and  $X_{\text{LSB}}$  correspond to the most significant, intermediate, and least significant bits, respectively, and

$$N = N_{\rm MSB} + N_{\rm ISB} + N_{\rm LSB}.$$
 (7)

In the remainder of the paper, we will consider the merits of the bus-splitting architectures in Figs. 3(b)–(d) compared to the architecture in Fig. 3(a). We will show when and how they can be used to achieve similar spectral performance but using less area and power. First we consider a pseudorandom input resulting from dither and then a sinusoidal input.

#### IV. DITHERED EFM

# A. Conventional Dithered EFM

Fig. 4 shows a simplified block diagram of the dithered third-order EFM (EFM3) that we consider in this work. In this scheme, a 1-bit dither sequence, d, low-pass filtered by a shaping filter  $V(z) = (1 - z^{-1})^R$ , is added to the signal, s, giving

$$x = s + v * d \tag{8}$$



Fig. 3. Block diagrams of the conventional and bus-splitting EFM architectures. (a) Conventional architecture, (b) Bus-splitting 1-3 EFM3, (c) Bus-splitting 2-3 EFM3, (d) Nested bus-splitting 1-2-3 EFM3.

$$\underbrace{\frac{s[n]}{d[n]}}_{V(z)} \xrightarrow{V(z)} \underbrace{V(z)}_{N} \xrightarrow{V[n]} y[n]$$

Fig. 4. Block diagram of a dithered EFM3.

where "\*" denotes the convolution operator. It has been proven that the EFM quantization noise is white, uniformly distributed and independent of the DDSM input if  $R \leq L-2$ , where L is the order of the DDSM [6]; this ensures a spur-free output spectrum. Consequently, in the case of third-order lowpass DDSMs, both non-shaped (R = 0) and first-order shaped (R = 1) dither can be used to suppress spurious tones.

The minimum cycle length of a dithered DDSM is usually very large. Consequently, the tone spacing is typically very small and the discrete output spectrum tends toward a continuous spectrum. Assuming white quantization noise, the noise at the output can be estimated using the traditional linear model [18]

$$\mathcal{L}(f) = \frac{\Delta^2}{12} |\mathrm{NTF}(z)|_{z=e^{j2\pi f/f_s}}^2 \tag{9}$$

where  $\Delta$  is the quantization interval, NTF(z) is the noise transfer function which shapes the quantization noise and  $f_s$  is the (uniform) sampling frequency.

### B. Dithered Bus-Splitting DDSM

Consider the dithered bus-splitting architectures shown in Figs. 5(a) and (b). We present the design methodology for the dithered nested bus-splitting 1-2-3 EFM3 in detail and present



Fig. 5. The dithered bus-splitting 1-3 EFM3 (a) and the dithered nested bus-splitting 1-2-3 EFM3 (b). (a) Dithered bus-splitting 1-3 EFM3, (b) Dithered nested bus-splitting 1-2-3 EFM3.

a design equation for the bus-splitting 1-3 EFM3. The output of the nested bus-splitting 1-2-3 EFM3 can be written as [1]

$$Y_{123}(z) = \frac{X(z)}{2^N} + N_1(z) + N_2(z) + N_3(z)$$
(10)

where  $N_1(z) = (1 - z^{-1})\epsilon_{Q1b}(z)/(2^{N_{\rm LSB}} \cdot 2^{N_{\rm MSB}+N_{\rm ISB}})$  is the shaped contribution of the quantizer in EFM1,  $N_2(z) = (1-z^{-1})^2 \epsilon_{Q2}(z)/(2^{N_{\rm ISB}} \cdot 2^{N_{\rm MSB}})$  is the shaped contribution of the quantizer in EFM2 and  $N_3(z) = (1-z^{-1})^3 E_{123}(z)/2^{N_{\rm MSB}}$ is the shaped contribution from the quantizer in EFM3. Note that  $\epsilon_{Q1b}(z), \epsilon_{Q2}(z)$  and  $E_{123}(z)$  are the Z-transforms of the quantization errors of the EFM1, EFM2 and EFM3 in the bussplitting 1-2-3 architecture, respectively. Using (9), the PSDs of the filtered error signals  $N_1, N_2$ , and  $N_3$  can be approximated by

$$\mathcal{L}_{1}(f) = \frac{1}{12} \cdot \left(\frac{1}{2^{N_{\text{MSB}} + N_{\text{ISB}}}}\right)^{2} |(1 - z^{-1})|_{z = e^{j2\pi f/f_{s}}}^{2}$$
(11)

$$\mathcal{L}_2(f) = \frac{1}{12} \cdot \left(\frac{1}{2^{N_{\rm MSB}}}\right)^2 |(1-z^{-1})^2|_{z=e^{j2\pi f/f_s}}^2$$
(12)

$$\mathcal{L}_{3}(f) = \frac{1}{12} |(1 - z^{-1})^{3}|_{z=e^{j2\pi f/f_{s}}}^{2}.$$
(13)

# C. Zeroth-Order Dither

In the case of a DDSM with zeroth-order LSB dithering and a constant input, the low frequency noise floor is determined by the dither signal. In the case of zeroth-order dither, the level of the noise floor is [18]

$$\mathcal{L}_{nf0}(f) = \frac{1}{12} \left(\frac{1}{2^N}\right)^2 \tag{14}$$

and the largest frequency at which the PSD of the dithering is larger than the contribution from the quantization noise of EFM3 in the nested bus-splitting 1-2-3 EFM3 architecture,  $e_{123}$ , is given by

$$f_0 = \frac{1}{\pi \cdot 2^{N/3}} \cdot \frac{f_s}{2}.$$
 (15)



Fig. 6. Masking (dashed-dotted)  $\mathcal{L}_1$  and (dashed)  $\mathcal{L}_2$  below (solid)  $\mathcal{L}_3$  at  $f_0$ .  $\mathcal{L}_1$ ,  $\mathcal{L}_2$ ,  $\mathcal{L}_3$  and  $\mathcal{L}_{nf0}$  are defined by (11)–(13) and (14). In this example,  $N_{\text{LSB}} = 6$ ,  $N_{\text{ISB}} = 7$ , and  $N_{\text{MSB}} = 7$ .

Fig. 6 shows typical contributions  $\mathcal{L}_1, \mathcal{L}_2, \mathcal{L}_3$ , and  $\mathcal{L}_{nf0}$  for a zeroth-order dithered nested bus-splitting 1-2-3 EFM3. The corner frequency  $f_0$  is defined by the intersection of  $\mathcal{L}_3$  and  $\mathcal{L}_{nf0}$ . As  $\mathcal{L}_1$  and  $\mathcal{L}_2$  are first- and second-order shaped, respectively, we require that

$$\mathcal{L}_1(f_0) < \mathcal{L}_3(f_0) \tag{16}$$

$$\mathcal{L}_2(f_0) < \mathcal{L}_3(f_0) \tag{17}$$

in order to mask the quantization errors of the intermediate EFMs below that of the dithering and the error from EFM3.

Assuming a sufficiently large oversampling rate, we can approximate  $\mathcal{L}_1, \mathcal{L}_2$ , and  $\mathcal{L}_3$  at low frequencies by

$$\mathcal{L}_1(f) \approx \frac{1}{12} \cdot \left(\frac{1}{2^{N_{\rm MSB} + N_{\rm ISB}}}\right)^2 \cdot 2^2 \left(\frac{\pi f}{f_s}\right)^2 \qquad (18)$$

$$\mathcal{L}_2(f) \approx \frac{1}{12} \cdot \left(\frac{1}{2^{N_{\text{MSB}}}}\right)_c^2 \cdot 2^4 \left(\frac{\pi f}{f_s}\right)^4 \tag{19}$$

$$\mathcal{L}_3(f) \approx \frac{1}{12} \cdot 2^6 \left(\frac{\pi f}{f_s}\right)^6.$$
<sup>(20)</sup>

Substituting (18), (19), and (20) into the constraints (16) and (17), we obtain

$$\frac{1}{2^{2N_{\rm MSB}+2N_{\rm ISB}}} \cdot \frac{1}{12} \cdot \left(\frac{1}{2^{N/3}}\right)^2 < \frac{1}{12} \cdot \left(\frac{1}{2^{N/3}}\right)^6$$

$$\frac{1}{2^{2N_{\rm MSB}}} \cdot \frac{1}{12} \cdot \left(\frac{1}{2^{N/3}}\right)^4 < \frac{1}{12} \cdot \left(\frac{1}{2^{N/3}}\right)^6$$
(21)
(22)

which reduce to

$$N_{\rm MSB} + N_{\rm ISB} > \frac{2N}{3} \tag{23}$$

$$N_{\rm MSB} > \frac{N}{3}.$$
 (24)

 TABLE I

 Optimized Wordlengths for Bus-Splitting DDSM3 Architectures

Bus-splitting DDSM	Wordlengths		
	$N_{LSB}$	$N_{ISB}$	$N_{MSB}$
(a) 1-3	N-M	-	M
(b)1-2-3	N-M	M-L	L

Based on (23) and (24), if the word length N of the input is known, the optimum wordlengths  $N_{\text{LSB}}$ ,  $N_{\text{ISB}}$ , and  $N_{\text{MSB}}$  of the EFM1, EFM2, and EFM3 can be calculated from

$$N_{\rm MSB} = \left\lceil \frac{N}{3} \right\rceil \tag{25}$$

$$N_{\rm ISB} = \left| \frac{2N}{3} \right| - N_{\rm MSB} \tag{26}$$

$$N_{\rm LSB} = N - N_{\rm MSB} - N_{\rm ISB}.$$
 (27)

Note that, in contrast to the design methodology for the ditherless DDSM [1], there is no cycle-length criterion to be satisfied and the design methodology for the dithered EFM does not require the wordlength of the first stage of the bus-splitting DDSM architecture to be increased. A similar analysis can be performed to determine the optimum wordlengths for the bus-splitting 1-3 EFM3 with zeroth-order dither.

In order to design a bus-splitting EFM with a PSD which is similar to that of a conventional  $N_0$ -bit EFM3 with zeroth-order dither, the design procedure is as follows:

- Choose  $N = N_0$ .
- Choose the desired bus-splitting architecture and determine the optimized wordlengths from Table I using M = [(2N)/(3)] and L = [(N/3)], as appropriate.

#### D. First-Order Dither

If first-order shaped dither is applied to the input of the EFM, its noise floor is defined by

$$\mathcal{L}_{nf1}(f) = \frac{1}{12} \left(\frac{1}{2^N}\right)^2 |2\sin(\pi f/f_s)|^2$$
(28)

and the largest frequency at which the PSD of the dithering is larger than the contribution from  $e_{123}$  is given by

$$f_1 = \frac{1}{\pi \cdot 2^{N/2}} \cdot \frac{f_s}{2}.$$
 (29)

Fig. 7 shows typical contributions  $\mathcal{L}_2$ ,  $\mathcal{L}_3$ , and  $\mathcal{L}_{nf1}$  for a firstorder dithered nested bus-splitting 1-2-3 EFM3. The corner frequency in this case,  $f_1$ , is defined by the intersection of  $\mathcal{L}_3$  and  $\mathcal{L}_{nf1}$ . Note that we have not shown  $\mathcal{L}_1$  in Fig. 7. Since  $\mathcal{L}_1$  is first-order shaped, we require that  $\mathcal{L}_1 < \mathcal{L}_{nf1}$ , which can be expressed as

$$\frac{1}{12} \cdot \frac{1}{2^{2N_{\text{MSB}} + 2N_{\text{ISB}}}} \cdot 2^2 (\pi f/f_s)^2 \le \frac{1}{12} \frac{1}{2^{2N}} \cdot 2^2 (\pi f/f_s)^2.$$
(30)

This in turn reduces to

$$N_{\rm MSB} + N_{\rm ISB} \ge N. \tag{31}$$



Fig. 7. Masking (dashed)  $\mathcal{L}_2$  below (solid)  $\mathcal{L}_3$  at  $f_1$ .  $\mathcal{L}_2$ ,  $\mathcal{L}_3$  and  $\mathcal{L}_{nf1}$  are defined by (12), (13) and (28). In this example,  $N_{\text{LSB}} = 0$ ,  $N_{\text{ISB}} = 9$ , and  $N_{\text{MSB}} = 11$ .

Since our objective is to *minimize* the overall hardware requirement, we choose  $N_{\rm MSB} + N_{\rm ISB} = N$ . Recall that  $N_{\rm MSB} + N_{\rm ISB} + N_{\rm LSB} = N$  by definition; hence  $N_{\rm LSB} = 0$ . Thus, (31) implies that it is not necessary to use a first-order EFM to shape the  $N_{\rm LSB}$  bits of the input word. In this case, the nested bus-splitting 1-2-3 EFM3 in Fig. 3(d) reduces to the bus-splitting 2-3 EFM3 in Fig. 3(c).

Next,  $\mathcal{L}_2$  needs to be masked by  $\mathcal{L}_3$ , as shown schematically in Fig. 7. Thus, the word-length strategy for the DDSM2 requires that

$$\mathcal{L}_2(f_1) < \mathcal{L}_3(f_1) \tag{32}$$

This can be expressed as

$$\frac{1}{2^{2N_{\rm MSB}}} \cdot \frac{1}{12} \cdot \left(\frac{1}{2^{N/2}}\right)^4 < \frac{1}{12} \cdot \left(\frac{1}{2^{N/2}}\right)^6 \tag{33}$$

which gives

$$N_{\rm MSB} > \frac{N}{2}.$$
 (34)

In order to design a bus-splitting 2-3 EFM3 with a PSD similar to that of a conventional  $N_0$ -bit EFM3 with first-order dither, the design procedure is as follows:

- Choose  $N = N_0$ .
- Choose  $N_{\text{MSB}} = \lceil N/2 \rceil$ .
- Choose  $N_{\text{ISB}} = N N_{\text{MSB}}$ .

# E. Design Examples

In this subsection, we present a design example for a zeroth-order dithered 20-bit EFM3. Applying design equations (25)–(27), the appropriate wordlengths for the nested bus-splitting 1-2-3 EFM3 are  $N_{\rm MSB} = 7$ ,  $N_{\rm ISB} = 7$ , and  $N_{\rm LSB} = 6$ . A 7-7-6-bit nested bus-splitting 1-2-3 EFM3 is simulated to show typical contributions  $N_1$ ,  $N_2$ , and  $N_3$  (see Figs. 8–10)<sup>1</sup>.

<sup>1</sup>A Hanning window with  $2^{20}$  output samples was used when computing the spectra in this section based on the periodogram method described in [19].



Fig. 8. Simulated PSD for  $N_1$  when  $N_{\text{MSB}} = 7$ ,  $N_{\text{ISB}} = 7$ , and  $N_{\text{LSB}} = 6$ ; the input is 104857. The smooth curve is  $\mathcal{L}_1$  (11).



Fig. 9. Simulated PSD for  $N_2$  when  $N_{\text{MSB}} = 7$ ,  $N_{\text{ISB}} = 7$ , and  $N_{\text{LSB}} = 6$ ; the input is 104857. The smooth curve is  $\mathcal{L}_2$  (12).



Fig. 10. Simulated PSD for  $N_3$  when  $N_{\text{MSB}} = 7$ ,  $N_{\text{ISB}} = 7$ , and  $N_{\text{LSB}} = 6$ ; the input is 104857. The smooth curve is  $\mathcal{L}_3$  (13).

Note that, in the case of Fig. 8, the simulated  $N_1$  curve is not well approximated by the theoretical  $\mathcal{L}_1$  curve at high frequencies. This is not surprising given the fact that it has been



Fig. 11. Simulated PSD at the output of a zeroth-order dithered 20-bit EFM3; the input is 104857. The smooth curves are  $\mathcal{L}_3$  (13) and  $\mathcal{L}_{nf0}$  (14).



Fig. 12. Simulated PSD at the output of a zeroth-order dithered 7-7-6-bit nested bus-splitting 1-2-3 EFM3; the input is 104857. The smooth curves are  $\mathcal{L}_3$  (13) and  $\mathcal{L}_{nf0}$  (14).

established that LSB dither cannot make the quantization noise in a first-order DDSM white [5]. In the case of non-white quantization noise, the exact shape of the DDSM output spectrum is difficult to predict. To the best of the authors' knowledge, this problem has not been addressed satisfactorily in the literature. In any case, there is good matching at low frequencies which is the most important region for the design methodology, given that the contribution at high frequencies is masked by the higher order shaped terms.

The simulated PSD for a conventional zeroth-order dithered 20-bit EFM3 is shown in Fig. 11. The PSD of the 7-7-6-bit nested bus-splitting 1-2-3 EFM3 is shown in Fig. 12. Note that the  $N_1$  and  $N_2$  components lie below the spectral envelope of  $N_3$  above  $f_0$  and are therefore masked by it, as expected. Consequently,  $N_1$  and  $N_2$  do not affect the overall performance of the nested bus-splitting 1-2-3 EFM3.

The hardware requirements for (i) a conventional 20-bit EFM3 and (ii) the 14-6-bit 1-3 EFM3 and 7-7-6-bit 1-2-3 EFM3 architectures with zeroth-order dither are summarized in Table II. Note that the hardware of the dither block has been

 TABLE II

 Hardware and Power Consumption of a Conventional 20-Bit EFM3

 and the Bus-Splitting EFM Architectures Using Synopsys Design

 Compiler and PrimeTime [20]



Fig. 13. Simulated PSD at the output of a first-order dithered 20-bit EFM3; the input is 3277. The smooth curves are  $\mathcal{L}_3$  (13) and  $\mathcal{L}_{nf1}$  (28).



Fig. 14. Simulated PSD at the output of a first-order dithered 11-9-bit bussplitting 2-3 EFM3; the input is 3277. The smooth curves are  $\mathcal{L}_3$  (13) and  $\mathcal{L}_{nf1}$ (28).

excluded in order to allow a direct comparison of the relative hardware consumption (RHC) of the nested architectures.

The simulated PSD for a conventional 20-bit EFM3 with firstorder shaped additive input dither is shown in Fig. 13. Applying the design equation (34), the wordlengths of the bus-splitting 2-3 EFM3 are  $N_{\rm MSB} = 11$  and  $N_{\rm ISB} = 9$ . The simulated PSD for the 11-9-bit bus-splitting 2-3 EFM3 is shown in Fig. 14. As expected, the bus-splitting EFM3 achieves an almost identical PSD compared to the conventional 20-bit EFM3. The hardware requirements for the bus-splitting 2-3 EFM3 architecture with first-order dither are also summarized in Table II. Note that the nested bus-splitting 7-7-6-bit 1-2-3 EFM3 requires 36% less area and 40% less power than the equivalent 20-bit EFM3. Note also that the 14-6-bit bus splitting 1-3 EFM3 consumes more power than the 11-9-bit bus-splitting 2-3 EFM3 while consuming less area, indicating a higher level of switching activity in the bus-splitting 1-3 EFM3 architecture. The slack value is higher for the 14-6-bit bus-splitting 1-3 EFM3, suggesting that a portion of its extra power is being used to allow higher operation speed.

# V. DDSM WITH SINUSOIDAL INPUT

In this section, we will discuss the merits of bus-splitting in the case of sinusoidal inputs. Using the concept of error masking [18], we have developed a design methodology which rigorously quantifies the effects of the various parameters on the effective-number of bits (ENOB) at the output for bus-splitting DDSMs with sinusoidal inputs.

### A. Oversampled Quantized Sinusoid

Consider a signal x with bandwidth  $f_B$  that is sampled at a frequency  $f_s$  and then quantized using an N-bit quantizer with a quantization step  $\Delta$ . Assuming a full-scale sinusoidal input, the powers of the signal and quantization noise in the signal band of interest are given by [21]

$$P_{\rm sin} = \frac{(\Delta \cdot 2^N)^2}{8} \tag{35}$$

$$P_Q = \frac{\Delta^2}{12 \cdot \text{OSR}} \tag{36}$$

respectively, where the oversampling ratio is defined by  $OSR = (f_s)/(2f_B)$ . The SNR is defined by

$$SNR = \frac{P_{sin}}{P_Q}.$$
 (37)

Substituting (35) and (36) into (37) gives

$$SNR = 2^{2N} \left(\frac{12}{8}\right) OSR.$$
(38)

The corresponding SNR in dB is given by

$$SNR_{dB} = 6.02N + 1.76 + 3.01 \log_2 OSR.$$
 (39)

The ENOB is defined by

ENOB = 
$$\frac{\text{SNR}_{dB} - 1.76}{6.02}$$
. (40)

Substituting (39) into (40) gives

$$ENOB = N + 0.5 \log_2 OSR.$$
(41)

#### B. Oversampled Quantized Sinusoid Applied to an EFM Alone

Next, consider a signal x with bandwidth  $f_B$  that is sampled at a frequency  $f_s$  and then quantized using an N-bit quantizer with a quantization step  $\Delta$ , to produce an output  $x_B$ . Assume that the signal  $x_B$  is applied to an *l*th order EFM with additive white quantization noise e and  $NTF(z) = (1 - z^{-1})^l$ . The output of the EFM can be written in the z-domain as

$$Y(z) = \frac{1}{2^N} X_B(z) + \frac{1}{2^N} (1 - z^{-1})^l E(z)$$
 (42)

In this case, the total power of the in-band quantization noise is given by [11]

$$q_{\rm rms}^2 = \int_0^{f_B} \frac{1}{2^{2N}} (1 - e^{-j2\pi f/f_s})^{2l} e_{\rm rms}^2 df$$
$$= \frac{1}{12} \cdot \frac{\pi^{2l}}{(2l+1) \text{OSR}^{2l+1}}$$
(43)

where we have assumed that  $e_{\rm rms}^2 = \Delta_Q^2/12$ . Note that the step size of the quantizer in the *l*th order EFM is given by  $\Delta_Q = 2^N$ . Typically, STF(z) is an all-pass filter or a delay. Consequently, the SNR at the output of the EFM*l* is given by

$$SNR = \frac{\frac{\Delta^2}{8}}{\frac{2^{2N} \cdot 12 \cdot OSR}{12 \cdot OSR} + \frac{1}{12} \left(\frac{\pi^{2l}}{2l+1}\right) \left(\frac{1}{OSR}\right)^{2l+1}} = \frac{2^{2N} \left(\frac{12}{8}\right) OSR}{1 + \left(\frac{2^{2N}}{2l+1}\right) \left(\frac{\pi}{OSR}\right)^{2l}}$$
(44)

where we have assumed that  $\Delta = 1$  which corresponds to the least significant bit of a digital implementation. Comparing (38) and (44), the degradation in the SNR caused by passing the quantized signal through an *l*th order low-pass EFM is given by

$$\Delta \text{SNR}_{dB} = 10 \log_{10} \left( 1 + \left( \frac{2^{2N}}{2l+1} \right) \left( \frac{\pi}{\text{OSR}} \right)^{2l} \right). \quad (45)$$

In the case of a DDSM with a quantized sinusoidal input, the level of the noise floor in the output PSD at low frequencies is determined by the number of bits of the sinusoid. The output also contains a component due to the quantization noise of the DDSM. This is illustrated in Fig. 15 which shows the output PSD of a conventional EFM3 with OSR = 32,  $f_B = 20$  kHz and N = 16. Note that, in this case, the simulated ENOB value obtained using the technique described in [22] with a Hanning window of  $2^{20}$  terms is 13.94, and is dominated by the rising quantization noise introduced by the EFM3 beginning at approximately 5 kHz

In order to maximize the ENOB while simultaneously minimising the OSR required for a given value of N and  $f_B$ , one must determine the corner frequency,  $f_0$ , at which the PSD of the noise floor and shaped quantization noise intersect. This can be calculated as

$$\frac{1}{12}|2\sin(\pi f_0/f_s)|^{2l} = \frac{1}{12 \cdot 2^{2N}}.$$
(46)

Assuming

$$\sin(\pi f_0/f_s) \approx \pi f_0/f_s \quad \text{for } f_0 \ll f_s \tag{47}$$

this gives

$$f_0 = \frac{1}{\pi \cdot 2^{N/l}} \cdot \frac{f_s}{2}.$$
 (48)



Fig. 15. PSD of the output of the conventional EFM3 with OSR = 32,  $f_B = 20$  kHz and N = 16. The simulated ENOB = 13.94. The theoretical ENOB = 13.96. The solid curves show the contributions of the quantized sinusoid and EFM3 given by (14) and (20), respectively.



Fig. 16. PSD of the output of the conventional EFM3 with OSR = 128,  $f_B = 20$  kHz and N = 16. The simulated ENOB = 19.54. The theoretical ENOB = 19.41. The solid curves show the contributions of the quantized sinusoid and EFM3 given by (14) and (20), respectively.

Setting  $f_0 = f_B$  yields

$$OSR = 2^{N/l}\pi.$$
 (49)

Using (49) with N = 16 and l = 3 yields a minimum value of OSR  $\approx 127$ . Fig. 16 which shows the output PSD of a conventional EFM3 with OSR = 128,  $f_B = 20$  kHz and N = 16. In this case, the simulated ENOB is 19.54.

### C. Oversampled Quantized Sinusoid With Bus-Splitting Alone

We consider again a signal x with bandwidth  $f_B$  that has been sampled at frequency  $f_s$  and quantized by an N-bit quantizer, producing an output  $x_B$ . This time, the N-bit word  $x_B$  is split so that the lower  $N_{\text{LSB}}$  bits are first applied to an lth order DDSM, as shown in Fig. 17. The output of this DDSM is combined with



Fig. 17. A quantized input signal  $x_B$  is split such that the lower  $N_{\rm LSB}$  bits are applied to an *l*th-order DDSM before being recombined with the upper  $N_{\rm MSB}$  bits.



Fig. 18. PSD of a full-scale sinusoid with 20 kHz bandwidth quantized to 16 bits with OSR = 64 using the scheme of Fig. 17 with  $N_{\rm MSB} = 8$  and  $N_{\rm LSB} = 8$  for the case l = 1. The simulated ENOB = 15.92. The theoretical ENOB = 16.14. The solid curves show the contributions of the quantized sinusoid and EFM1, respectively.

the upper  $N_{\rm MSB}$  bits to form an  $N_{\rm MSB}$ -bit word. Using (44), we can write the SNR of  $y_B$  as

$$SNR = \frac{2^{2N} \left(\frac{12}{8}\right) OSR}{1 + \left(\frac{2^{2N_{LSB}}}{2l+1}\right) \left(\frac{\pi}{OSR}\right)^{2l}}$$
(50)

Comparing (50) with (38), if

$$\left(\frac{2^{2N_{\rm LSB}}}{2l+1}\right) \left(\frac{\pi}{\rm OSR}\right)^{2l} \ll 1 \tag{51}$$

then the bus-splitting DDSM does not significantly degrade the SNR.

This idea is illustrated graphically in Figs. 18 and 19, which show the simulated PSDs of a 16-bit full-scale sinusoid with 20 kHz bandwidth using the scheme of Fig. 17 for two different cases; (a) l = 1 and (b) l = 2.

The digital word is split such that the lower 8 bits are applied to a low-order EFM and the output is combined with the upper 8-bits. The simulated ENOB values for cases (a) and (b) are 15.92 and 19.07, respectively. Note, using (41), that ENOB = 19.0 for the original quantized sinusoid. Depending on the choice of l and the partitioning of the input word, a reduction in the wordlength of the sinusoid can be achieved with or without significantly degrading the quality of the output. For the above parameters, using l = 1 results in a reduction in the ENOB by 3 bits but the reduction is negligible when l = 2.



Fig. 19. PSD of a full-scale sinusoid with 20 kHz bandwidth quantized to 16 bits with OSR = 64 using the scheme of Fig. 17 with  $N_{\rm MSB} = 8$  and  $N_{\rm LSB} = 8$  for the case l = 2. The simulated ENOB = 19.07. The theoretical ENOB = 18.96. The solid curves show the contributions of the quantized sinusoid and EFM2, respectively.

# D. Oversampled Quantized Sinusoid Applied to a Bus-Splitting EFM

We can estimate the SNRs at the outputs of the bus-splitting EFM architectures in Figs. 3(b)–(d) and compare them with the conventional case in Fig. 3(a). The SNR at the output of the conventional EFM3 is

$$SNR_3 = \frac{\frac{\Delta^2}{8}}{\mathcal{N}_0 + \mathcal{N}_3}$$
(52)

where  $N_0$  and  $N_3$  are the quantization noise terms associated with the sinusoid and EFM3; these are defined by

$$\mathcal{N}_0 = \frac{1}{12} \left( \frac{1}{2^{N_{\rm MSB} + N_{\rm LSB}}} \right)^2 \frac{1}{\rm OSR} \tag{53}$$

$$V_3 = \frac{1}{12} \frac{\pi^6}{70 \text{SR}^7}$$
(54)

respectively. The SNR at the output of the bus-splitting 1-3 EFM3 shown in Fig. 3(b) is

$$SNR_{13} = \frac{\frac{\Delta^2}{8}}{\mathcal{N}_0 + \mathcal{N}_1 + \mathcal{N}_3}$$
(55)

where

$$\mathcal{N}_{1} = \frac{1}{12} \left(\frac{1}{2^{N_{\rm MSB}}}\right)^{2} \frac{\pi^{2}}{30 \text{SR}^{3}}$$
(56)

and  $\mathcal{N}_0$  and  $\mathcal{N}_3$  are defined by (53) and (54). The reduction in the SNR is defined by  $\Delta SNR_{13} = SNR_3 - SNR_{13}$ . On a log scale,

$$\Delta \text{SNR}_{13} \text{ } \text{dB} = 10 \log \left( \frac{\mathcal{N}_0 + \mathcal{N}_1 + \mathcal{N}_3}{\mathcal{N}_0 + \mathcal{N}_3} \right).$$
 (57)

The corresponding reduction in ENOB is defined by

$$\Delta \text{ENOB}_{13} = \frac{10}{6.02} \log \left( \frac{\mathcal{N}_0 + \mathcal{N}_1 + \mathcal{N}_3}{\mathcal{N}_0 + \mathcal{N}_3} \right)$$
$$= \frac{10}{6.02} \log \left( 1 + \frac{\mathcal{N}_1}{\mathcal{N}_0 + \mathcal{N}_3} \right)$$
(58)

The SNR at the output of a nested bus-splitting 1-2-3 EFM3 is

$$SNR_{13} = \frac{\frac{\Delta^2}{8}}{\mathcal{N}_0 + \mathcal{N}_1 + \mathcal{N}_2 + \mathcal{N}_3}$$
(59)

where

$$\mathcal{N}_{0} = \frac{1}{12} \left( \frac{1}{2^{N_{\rm MSB} + N_{\rm ISB} + N_{\rm LSB}}} \right)^{2} \frac{1}{\rm OSR}$$
(60)

$$\mathcal{N}_{1} = \frac{1}{12} \left( \frac{1}{2^{N_{\rm MSB} + N_{\rm ISB}}} \right)^{2} \frac{\pi^{2}}{3 \text{OSR}^{3}} \tag{61}$$

$$\mathcal{N}_2 = \frac{1}{12} \left( \frac{1}{2^{N_{\rm MSB}}} \right)^2 \frac{\pi^4}{50 {\rm SR}^5} \tag{62}$$

$$\mathcal{N}_3 = \frac{1}{12} \frac{\pi^6}{70 \text{SR}^7}.$$
 (63)

The reduction in the SNR is defined by  $\Delta SNR_{123} = SNR_3 - SNR_{123}$ . On a log scale,

$$\Delta \text{SNR}_{123} \text{ } \text{dB} = 10 \log \left( \frac{\mathcal{N}_0 + \mathcal{N}_1 + \mathcal{N}_2 + \mathcal{N}_3}{\mathcal{N}_0 + \mathcal{N}_3} \right).$$
(64)

The corresponding reduction in ENOB is defined by

$$\Delta \text{ENOB}_{123} = \frac{10}{6.02} \log \left( 1 + \frac{\mathcal{N}_1 + \mathcal{N}_2}{\mathcal{N}_0 + \mathcal{N}_3} \right). \tag{65}$$

#### E. Design Methodology

Using the hardware estimation technique presented in [1], we can estimate the RHC of the of the bus-splitting 1-3 EFM3 as

$$\operatorname{RHC}_{13} \approx \frac{18N_{\text{LSB}} + 72N_{\text{MSB}} + 120}{72N + 20} \times 100\%.$$
(66)

By adjusting the wordlengths  $N_{\rm MSB}$  and  $N_{\rm LSB}$ , we can keep  $\Delta \rm ENOB_{13}$  less than a prescribed value using (58) while minimising the required hardware using (66). We present a design example for a conventional 16-bit EFM3 with OSR = 128. Using (58), a specification of  $\Delta \rm ENOB_{13} \leq 0.5$  corresponds to

$$\frac{\mathcal{N}_1}{\mathcal{N}_0 + \mathcal{N}_3} \le 1. \tag{67}$$

Substituting (53), (54), and (56) into (67) and solving to minimise (66) yields  $N_{\rm MSB} = 10$  and  $N_{\rm LSB} = 6$ . The PSDs of the conventional 16-bit EFM3 and 10-6-bit bus-splitting 1-3 EFM3 are shown in Figs. 15 and 20, respectively. The predicted  $\Delta \text{ENOB}_{13}$  using (58) is 0.39; the simulated  $\Delta \text{ENOB}_{13}$  is 0.48.

The RHC of the nested bus-splitting 1-2-3 EFM3 can be estimated as

$$\operatorname{RHC}_{123} \approx \frac{18N_{\text{LSB}} + 36N_{\text{ISB}} + 72N_{\text{MSB}} + 134}{72N + 20} \times 100\%.$$
(68)

Adjusting the wordlengths  $N_{\rm MSB}$ ,  $N_{\rm ISB}$  and  $N_{\rm LSB}$ , we can keep  $\Delta \text{ENOB}_{123}$  less than a prescribed value using (65) while minimising the required hardware using (68). Using (65), a specification of  $\Delta \text{ENOB}_{123} \leq 0.5$  corresponds to

$$\frac{\mathcal{N}_1 + \mathcal{N}_2}{\mathcal{N}_0 + \mathcal{N}_3} \le 1. \tag{69}$$



Fig. 20. PSD of the output of the bus-splitting 1-3 EFM3 with OSR = 128,  $N_{\rm MSB} = 10$  and  $N_{\rm LSB} = 6$ . The simulated ENOB = 19.06. The theoretical ENOB = 19.02. The solid curves show the contributions of the quantized sinusoid, EFM1 and EFM3 given by (14), (18), and (20), respectively.



Fig. 21. PSD of the output of the nested bus-splitting 1-2-3 EFM3 with OSR = 128,  $N_{\rm MSB} = 5$ ,  $N_{\rm ISB} = 6$  and  $N_{\rm LSB} = 5$ . The simulated ENOB = 19.22. The theoretical ENOB = 19.14. The solid curves show the contributions of the quantized sinusoid, EFM1, EFM2 and EFM3 given by (14), (18), (19) and (20), respectively.

Substituting (60)–(63) into (69) and solving to minimise (68) yields  $N_{\rm MSB} = 5$ ,  $N_{\rm ISB} = 6$  and  $N_{\rm LSB} = 5$ . The PSD of the output of the 5-6-5-bit nested bus-splitting 1-2-3 EFM3 with OSR = 128 is shown in Fig. 21. The predicted  $\Delta \text{ENOB}_{123}$  using (65) is 0.27; the simulated  $\Delta \text{ENOB}_{123}$  is 0.32.

The hardware requirements for (i) a conventional 16-bit EFM3 (Fig. 3(a)) and (ii) the bus-splitting EFM architectures (Figs. 3(b), (d)) are summarized in Table III. Note that the nested bus-splitting 1-2-3 EFM3 requires 39% less area and 49% less power than the conventional solution.

#### VI. CONCLUSION

In Part I, we considered a DDSM with a constant input. Such systems have applications in fractional-N frequency synthesizers for generating fixed frequencies. The error masking

TABLE III HARDWARE AND POWER CONSUMPTION OF THE CONVENTIONAL 16-BIT EFM3 AND THE BUS-SPLITTING EFM ARCHITECTURES USING SYNOPSYS DESIGN COMPILER AND PRIMETIME [20]

EFM	area	power	slack
	$(\mu m^2)$	$(\mu W)$	(ns)
(a) 16-bit EFM3	1110.2	129.5	7.17
(b) 10-6-bit 1-3 EFM3	805.3	85.5	7.74
((b)/(a))%	72.5	66	107.9
(c) 5-6-5-bit 1-2-3 EFM3	685.8	66.6	7.74
((c)/(a))%	61.7	51.4	107.9

strategies described in Part I exploit knowledge of the positions of the tones in the undithered case when the input is constant.

In many applications, such as oversampled DACs and synthesizers with in-loop modulation, the input to the DDSM is not constant. In Part II, we have assumed that the input is varying. In this case, the error masking strategy to be adopted exploits knowledge of the shape of the noise floor since the positions of individual tones are typically unknown. Savings in area and power of approximately 40% are possible with minimal degradation of the spectral performance of the modulator.

#### REFERENCES

- B. Fitzgibbon, M. P. Kennedy, and F. Maloberti, "Hardware reduction in digital delta-sigma modulators via bus-splitting and error masking—Part I: Constant input," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 9, pp. 2137–2148, Sep. 2011.
- [2] B. Fitzgibbon, M. P. Kennedy, and F. Maloberti, "A novel implementation of dithered digital delta-sigma modulators via bus-splitting," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2011, pp. 1363–1366.
- [3] P.-E. Su and S. Pamarti, "Fractional-N phase-locked-loop-based frequency synthesis: A tutorial," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 12, pp. 881–885, Dec. 2009.
- [4] S. B. Sleiman and M. Ismail, "Multimode reconfigurable digital ΣΔ modulator architecture for fractional-N PLLs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 8, pp. 592–596, Aug. 2010.
- [5] S. Pamarti, J. Welz, and I. Galton, "Statistics of the quantization noise in 1-bit dithered single-quantizer digital delta-sigma modulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 3, pp. 492–503, Mar. 2007.
- [6] S. Pamarti and I. Galton, "LSB dithering in MASH delta-sigma D/A converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 4, pp. 779–790, Apr. 2007.
- [7] V. R. Gonzalez-Diaz, M. A. Garcia-Andrade, G. E. Flores-Verdad, and F. Maloberti, "Efficient dithering in MASH sigma-delta modulators for fractional frequency synthesizers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 9, pp. 2394–2403, Sep. 2010.
- [8] K. Hosseini and M. P. Kennedy, "Maximum sequence length MASH digital delta-sigma modulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 12, pp. 2628–2638, Dec. 2007.
- [9] J. Song and I.-C. Park, "Spur-free MASH delta-sigma modulation," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 9, pp. 2426–2437, Sep. 2010.
- [10] B. Fitzgibbon, M. P. Kennedy, and F. Maloberti, "Hardware reduction in delta-sigma digital-to-analog converters via bus-splitting," in *Proc. Int. Workshop ADC Modelling, Testing Data Converter Anal. Design*, Jun. 2011, pp. 120–125.
- [11] R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. New York: Wiley, 2005.
- [12] K. Falakshahi, C.-K. K. Yang, and B. A. Wooley, "A 14-bit, 10-Msamples/s D/A converter using multibit ΣΔ modulation," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 607–615, May 1999.
- [13] I. Fujimori, A. Nogi, and T. Sugimoto, "A multibit delta-sigma audio DAC with 120-dB dynamic range," *IEEE J. Solid-State Circuits*, vol. 35, no. 8, pp. 1066–1073, Aug. 2000.
- [14] M. Annovazzi, V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto, "A low-power 98-dB multibit audio DAC in a standard 3.3-V 0.35-μm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 37, no. 7, pp. 825–834, Jul. 2002.

- [15] V. Colonna, M. Annovazzi, G. Boarin, G. Gandolfi, F. Stefani, and A. Baschirotto, "A 0.22-mm<sup>2</sup> 7.25-mW per-channel audio stereo-DAC with 97-dB DR and 39-dB SNR<sub>out</sub>," *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1491–1498, Jul. 2005.
- [16] P. Kiss, J. Arias, D. Li, and V. Boccuzzi, "Stable high-order deltasigma digital-to-analog converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, no. 1, pp. 200–205, Jan. 2004.
- [17] S. R. Norsworthy, D. A. Rich, and T. R. Viswanathan, "A minimal multibit digital noise shaping architecture," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 1996, vol. 1, pp. 5–8.
- [18] Z. Ye and M. P. Kennedy, "Hardware reduction in digital delta-sigma modulators via error masking—Part I: MASH-DDSM," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 4, pp. 714–726, Apr. 2009.
- [19] K. Hosseini, M. P. Kennedy, S. H. Lewis, and B. C. Levy, "Prediction of the spectrum of a digital delta-sigma modulator followed by a polynomial nonlinearity," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 8, pp. 1905–1913, Aug. 2010.
- [20] [Online]. Available: http://www.synopsys.com/Tools/Implementation/Pages/default.aspx
- [21] F. Maloberti, Data Converters. New York: Springer, 2007.
- [22] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschirotto, "Behavioral modeling of switched-capacitor sigmadelta converters," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 3, pp. 352–364, Mar. 2003.
- [23] K. Nguyen, A. Bandyopadhyay, B. Adams, K. Sweetland, and P. Baginski, "A 108 dB SNR, 1.1 mW oversampling audio DAC with a three-level DEM technique," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2592–2600, Dec. 2008.



**Brian Fitzgibbon** (S'06) received the B.E. degree in electrical and electronic engineering from the University College Cork, Ireland, in 2009. He is currently working toward the Ph.D. degree in the Department of Electrical and Electronic Engineering & Tyndall National Institute, University College Cork.



Michael Peter Kennedy (S'84–M'91–SM'95–F'98) received the B.E. degree in electronics from the National University of Ireland, Dublin, in 1984, and the M.S. and Ph.D. degrees from the University of California, Berkeley, in 1987 and 1991, and the D.Eng. degree from the National University of Ireland in 2010.

He worked as a Design Engineer with Philips Electronics, a Postdoctoral Research Engineer at the Electronics Research Laboratory, UC Berkeley, and as a Professeur Invitè at the Federal Institute of

Technology Lausanne (EPFL), Switzerland. From 1992 to 2000, he was on the faculty of the Department of Electronic and Electrical Engineering at University College Dublin (UCD), Dublin, Ireland, where he taught electronic circuits and computer-aided circuit analysis and directed the undergraduate Electronics Laboratory. In 2000, he joined University College Cork (UCC), Cork, Ireland, as Professor and Head of the Department of Microelectronic Engineering. He was Dean of the Faculty of Engineering at UCC from 2003 to 2005 and was Vice-President for Research from 2005 through 2010. He has published over 300 papers in the area of nonlinear circuits, holds six patents, and has taught courses on nonlinear dynamics and chaos in England, Switzerland, Italy, and Hungary. His research interests are in the simulation, analysis and design of nonlinear dynamical systems for applications in communications and signal processing.

Dr. Kennedy was the recipient of the 1991 Best Paper Award from the International Journal of Circuit Theory and Applications and the Best Paper Award at the European Conference on Circuit Theory and Design 1999. He served as Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS from 1993 to 1995 and from 1999 to 2004. He was awarded the IEEE Third Millennium Medal, the IEEE Circuits and Systems Society Golden Jubilee Medal in 2000, and the inaugural Parsons Medal for Engineering Sciences by the Royal Irish Academy in 2001. He was elected to membership of the Royal Irish Academy in 2004. He was Vice-President for Region 8 of the IEEE Circuits and Systems Society from 2005 to 2007. He was made an

IEEE Fellow in 1998 for his contributions to the study of Neural Networks and Nonlinear Dynamics.



**Franco Maloberti** received the Laurea degree in physics (*summa cum laude*) from the University of Parma, Parma, Italy, in 1968, and the Doctorate Honoris Causa in electronics from the Instituto Nacional de Astrofisica, Optica y Electronica (Inaoe), Puebla, Mexico, in 1996.

He was the TI/J.Kilby Chair Professor at the A&M University, Texas and the Distinguished Microelectronic Chair Professor at the University of Texas at Dallas. He was a Visiting Professor at The Swiss Federal Institute of echnology (ETH-PEL),

Zurich, Switzerland and at the EPFL, Lausanne, Switzerland. Presently he is Microelectronics Professor, Head of the Micro Integrated Systems Group,

University of Pavia, Italy and Honorary Professor, University of Macau, China SAR. His professional expertise is in the design, analysis, and characterization of integrated circuits and analog digital applications, mainly in the areas of switched-capacitor circuits, data converters, interfaces for telecommunication and sensor systems, and CAD for analog and mixed A/D design. He has written more then 400 published papers on journals or conference proceedings, four books, and holds 30 patents.

Prof. Maloberti was the recipient of the Italian XII Pedriali, in 1992. He was co-recipient of the 1996 Fleming Premium, IEE, the Best Paper Award, ESSCIRC-2007, and the best paper award, IEEJ Analog Workshop 2007 and 2010. He received the 1999 IEEE CAS Society Meritorious Service Award, the 2000 IEEE CAS Society Golden Jubilee Medal, and the IEEE Millenium Medal. Dr. Maloberti was Vice-President, Region 8, of the IEEE Circuit and Systems Society (1995–1997), Associate Editor of IEEE-Transaction on Circuit and System-II 1998 and 2006–07, President of the IEEE Sensor Council (2002–2003), member of the BoG of the IEEE-CAS Society (2003–2005) and Vice-President, Publications, of the IEEE CAS Society (2007–2008). He is Distinguished Lecturer of the Solid State Circuit Society and Fellow of IEEE.